


FIG. 1A






FIG. 2

FIG. 3





FIG. 3

FIG. 4

FIG. 5A



09938104-082301




FIG. 5B




FIG. 6A

610

611 MAIN OP	612 SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	PS	S'	SX		SY		V/S	SA	DA	Sub-op		1	Pred	PL	Sxt	Syt	Rnd	S'		S'	S'	0	SA	DA	abs	0	0										
										Nop		0		0	0																								
										Add		0		0	1																								
										Add		0		1	0																								
										Sub		0		1	1																								
										Sub		1		0	0																								
										Min		1		0	1																								
										Min		1		1	0																								
										Max		1		1	1																								

Li

Li

Li

Li

Gx

Gx

Gx

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20			
1	0	0	PS	S*	SX			SY			V/S	SA	DA	0	1	0	Add	$da = +/- (mx \cdot sa) + my$				
																	1	0	0	Sub	$da = +/- (mx \cdot sa) - my$	
																	1	1	0	Min	$da = \min(+/- mx \cdot sa, my)$	

FIG. 6D

20-bit ISA

39	19
0	0
0	1
1	0
1	1

Control II Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

DSP Instructions

	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20								
Multiply	1	0	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op																
$da = sx \cdot sy$ $da = (sx \cdot sy) \cdot sa$ $da = (sx \cdot sa) \cdot sy$ $da = (sx \cdot sy) \cdot sa$ $da = (sx \cdot sa) \cdot sy$ $da = min(sx \cdot sy, sa)$ $da = min(sx \cdot sa, sy)$ $da = max(sx \cdot sy, sa)$																												
Add	1	0	1	PS	S*	SX	SY	V/S	SA	DA	Sub-op																	
$da = sx + sy$ $da = sx \cdot sy \cdot sa$ $da = sx \cdot sy \cdot sa = sx \cdot sy$ $da = (sx \cdot sy) \cdot sa$ $da = -(sx \cdot sy) \cdot sa$ $da = min(sx \cdot sy, sa)$ $da = max(sx \cdot sy, sa)$ $da = sum(sa)$ (sx, sy unused)																												
Extremum	1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op																	
$da = ext(sx, sy)$ $da = ext(sx, sy, sa)$ $da = ext(sx, sa) \cdot sy$ $da = -ext(sx, sa) \cdot sy$ $da = ext(sx, sa) \cdot sy$ $da = ext(sx, sa) \cdot sy$																												
type-match Permute	1	1	0	PS	0	SX	SY	SA	DA	V/S	Sub-op																	
$ext(sa, da) ? i = sx, tr = sy, lcs = lc$																												
type-match Permute	1	1	0	PS	1	SX	Type	SY	SA	DA	V/S										Sub-op							
type-match Permute	1	1	1	PS	x	SX	SY	SA	DA	V/S	Sub-op																	

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul

0	Pred	PL	Sxt	Syl	Rnd	LI	S*	S*	S*	SA	DA	Sub-op	0	0	
														LI	Gx

Add/Sub
min/max

0	Pred	PL	Sxt	Syl	LI	Sub-ext	v/s	v/s	x	x	V/S	Rnd	Fp	LI	Fp	Sub-ext	0	SA	DA	Sub-op	0	0
														x	V/S	Rnd	Fp					
														ir-cll	Gx	Fp						

Add

0	Pred	PL	Sxt	Syl	LI	Sub-ext	Gx	Sub-ext	0	SA	DA	Sub-op	0	0	
														LI	Fp
														Rnd	V/S

Ext

0	Pred	PL	Sxt	Syl	PClit	PClit	0	ereg	PClit	0	0
---	------	----	-----	-----	-------	-------	---	------	-------	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Pred	PL	x	Type: SX	Type: SY	Type: SA	DA	x	0	1
0	Pred	PL	Per	Permute: SX	Permute: SY	Permute: SA	DA	Per	1	0
0	Pred	LI/R	LI/R	Offset: SX	Offset: SY	Offset: SA	DA	Per	1	1

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Op	PL	op	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg	ereg
---	----	----	----	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

FIG. 6 E

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add, sub	L	Pred	0	0	0	0	0	RX					RY				RZ			+/-
max, min	L	Pred	0	0	0	0	0	RX					RY				RZ			X/N
Shift	L	Pred	0	0	0	0	0	RX					U4				RZ			U11 R4
Logic	L	Pred	0	0	0	0	0	RX					RY				RZ			Δ, L, Δ
Mux	L	Pred	0	0	0	0	0	RX					RY				RZ			Pd 0
mov	L	Pred	0	0	0	0	0	RX					DZ				RZ			0
addi	L	Pred	0	0	0	0	0	S14					DZ				x	x	1	0
mov2reg	L	Pred	0	0	0	0	0	RX					unil	ereg	gd	type	1	0	0	1
Ldm	L	Pred	0	0	0	0	0	RX					DZ1				OZ2			1
bits	L	Pred	0	0	0	0	0	U4:POS					RZ				RZ1			U4
bits	L	Pred	0	0	0	0	0	U4:POS					RZ				RZ1			U2
selbit	L	Pred	0	0	0	0	0	U4:POS					RZ				RZ1			U11
Movl	L	Pred	0	0	0	0	0	S10									RZ			-1
Movl	L	Pred	0	0	0	0	0	S10												0
Jmp	L	Pred	0	0	0	0	0	S10												0
Call	L	Pred	0	0	0	0	0	S10												0
Loop	L	Pred	0	0	0	0	0	U15: Lcount					U15: Lsize				U12: Lst			0
Jmpi	L	Pred	0	0	0	0	0	RX					x	x	x	x	0			Pred
Call	L	Pred	0	0	0	0	0	RX					x	x	x	x	1			Pred
Loopl	L	Pred	0	0	0	0	0	RX					x				U15: Lsize			U12: Lst
Test	L	Pred	0	0	0	0	0	RX					RY				PZ			= < >
Testbit	L	Pred	0	0	0	0	0	RX					U15				PZ			B
Andp, orp	L	Pred	0	0	0	0	0	Pa				Pb		Pc			PZ			Δ
Load	L	Pred	0	0	0	0	0	MZ					RZ				Em			0
Store	L	Pred	0	0	0	0	0	MZ					RZ				Em			0
eLoad	L	Pred	0	0	0	0	0	MZ					RZ				1	1	1	0
eStore	L	Pred	0	0	0	0	0	MZ					RZ				1	1	1	0
Extended	L	Pred	0	0	0	0	0													0
Logic2	L	Pred	0	0	0	0	0													0
mov2reg	L	Pred	0	0	0	0	0	RX					RY/RZ				Rst			Δ, L, Δ
Cr0	L	Pred	0	0	0	0	0	unil	ereg				RZ				gd			Sn
Parity	L	Pred	0	0	0	0	0	RX					RZ				im			0
Sum	L	Pred	0	0	0	0	0	RX					PZ				O/E			0
As	L	Pred	0	0	0	0	0	MZ					RX				1	1	0	1
Neg	L	Pred	0	0	0	0	0	RX					RZ				0	0	1	1
mov2step	L	Pred	0	0	0	0	0	RX					RZ				0	1	1	1
Δ Sel	L	Pred	0	0	0	0	0	RX					PZ				0	1	1	1
Return	L	Pred	0	0	0	0	0	Pred	i-cu				0	1	0	1	1	1	1	1
Zero-ac	L	Pred	0	0	0	0	0	ac#					1	1	0	1	1	1	1	1
eSync	L	Pred	0	0	0	0	0	RZ					0	1	1	1	1	1	1	1
Swl	L	Pred	0	0	0	0	0	U13					0	1	1	1	1	1	1	1
Nop	L	Pred	0	0	0	0	0	U13					1	1	1	1	1	1	1	1

<B11, B15:9-0> == U15 (Shift Amount)

<B10, B15:13-10> == U15 :POS

FIG. 6 F




FIG. 7




FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)

FIG. 280-4018660




FIG. 10
System Overview





FIG. 11






FIG. 13

TXE280-40TBE660




FIG. 14A

VxTel Voice Activity Detection Algorithm





FIG. 14B

0938104-082301

FFT Processing of Input Speech for VAD

1451



0938104 082301

FIG. 14C

Zero Crossing Detector

1452

1452

09938104-082301





FIG. 14D



0923104-08260

FIG. 14E

Energy Discriminator 1454




FIG. 14F

Instantaneous Energy Discriminator

1455







Fig. 14G

210

413

202
202A
204A
202B
204B
202C
204C
202D
204D

Fig. 15






FIG 16




FIG. 17

FIG. 18

Time (arbitrary units)

